VHDL Tutorial : Your First VHDL Design: VHDL Entity & Architecture - A Beginner's Guide

 

Click here for Video Tutorial - VHDL Tutorial : Your First VHDL Design: VHDL Entity & Architecture - A Beginner's Guide

From our last videos of the playlist, once you have understanding of why we wanted to use a hardware description language like VHDL for designing our digital systems and FPGA or ASICs, we need to start with the basics of creating a VHDL design.

So today we will be creating a basic VHDL module, including the interface and Functional description.

You will be needing two main items for creating a design in VHDL.

First is to define all the inputs and outputs of the design. We call this interface of our module or digital system. So, we need to write VHDL code for all inputs and outputs of our digital system to tell the tool about the interface of our module.

The Second item we need to define the functionality of our digital system. So in this section you will write a VHDL code to define what you wanted to get from your digital system, and how it will be achieved. This can be the behavior definition from the sequential statements or the structure design or can be set of concurrent statements.

Once you complete these 2 basic needs, you will have a complete VHDL design for your digital system.

Let’s combine the entity unit and the architecture unit to get our complete VHDL design. 

This complete design has both the interface description as entity and the behavioral description as architecture and this complete component can be correctly synthesized and place and route into the FPGA.

We normally put both the entity unit and the architecture unit in the same file, and we prefer to put entity before the architecture for easy readability.

entity MUX is

port ( A : in bit ;

B : in bit ;

Sel : in bit ;

Dout : out bit) ;

end MUX;

architecture MUX_Design of MUX is

Begin

process (A,B,Sel)

begin

if (SEL=‘0') then

Dout <= A ;

else

Dout <= B ;

end if ;

end process ;

end MUX_Design ;

Welcome to the ultimate beginner's guide for Your First VHDL Design! In this video, we will dive into the fundamentals of VHDL Entity and Architecture and provide you with a comprehensive understanding of the topic. Whether you are new to VHDL or looking to refresh your knowledge, this guide is designed to help you get started and pave your way to becoming an expert VHDL designer. In this tutorial, we will cover the basics of VHDL, starting with the VHDL Entity and its crucial role in the design process. You will learn how to define and describe the inputs and outputs of your VHDL design using the Entity section, providing the necessary specifications for your project. Moving on, we will explore the VHDL Architecture, which defines the actual implementation of your design. Through a step-by-step walkthrough, you will discover how to construct the architecture block by block, ensuring a well-structured and functional VHDL design. To make the learning experience more practical, we will dive into real-world examples and demonstrate each concept using a popular VHDL software tool. You'll witness the transition from theory to practice, gaining hands-on experience in VHDL design. With this beginner's guide, you'll not only grasp the essentials of VHDL Entity and Architecture but also acquire the ability to kickstart your own VHDL designs, opening up a wide range of possibilities in digital circuit design. Subscribe to our channel for more exciting VHDL tutorials and stay tuned for upcoming videos in this series where we will explore advanced VHDL concepts and applications.

Youtube : https://www.youtube.com/@Learnandgrowcommunity LinkedIn Group : https://www.linkedin.com/groups/7478922/ Blog : https://learnandgrowcommunity.blogspot.com/ Facebook : Follow #learnandgrowcommunity Twitter Handle : https://twitter.com/LNG_Community DailyMotion : https://www.dailymotion.com/LearnAndGrowCommunity Instagram Handle : https://www.instagram.com/learnandgrowcommunity/