Monday, 15 July 2013

Design of 4 : 1 Multiplexer using With-Select Concurrent Statement (VHDL Code).

Design of 4 : 1 Multiplexer using with-select Concurrent Statement (Data Flow Modeling Style)-

Output Waveform : 4 :  1 Multiplexer


-- Title       : multiplexer_4_1
-- Design      : vhdl_test
-- Author      : Naresh Singh Dobal
-- Company     : nsd
-- File        : multiplexer using with select.vhd

library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity multiplexer_4_1 is
         din : in STD_LOGIC_VECTOR(3 downto 0);
         sel : in STD_LOGIC_VECTOR(1 downto 0);
         dout : out STD_LOGIC
end multiplexer_4_1;

architecture multiplexer4_1_arc of multiplexer_4_1 is

    with sel select
    dout <= din(3) when "00",
            din(2) when "01",
            din(1) when "10",
            din(0) when others;

end multiplexer4_1_arc;


Kush Tiwari said...

nice article sir

Naresh Singh said...

Thank You...

putra armada said...

Ahli Wc Jakarta Murah

EduDrive Services said...

Work from Home Job as a Subject Expert (SE) with minimum earnings of INR 35000/- to 40000/- (525$ - 625$) per month
We are recruiting B. Tech. and M. Tech. graduates from Electrical Engineering, Electronics Engineering with the knowledge in subjects Electromagnetic Field Theory, Control Systems, Signals and Systems with MATLAB, Digital Signal Processing with MATLAB, Microprocessors and Microcontrollers, Analog and Digital Communication, Antenna & Microwave.
If you want to be one of our expert then email us your detailed CV with your expertise subjects from Electrical and Electronics Engineering at

Post a Comment

Design by Wordpress Theme | Bloggerized by Free Blogger Templates | coupon codes